A Virtual Cache for Overlapped Memory Accesses of Path ORAM
نویسندگان
چکیده
منابع مشابه
Performance Analysis of Wrong-Path Data Cache Accesses
The performance of today's high-end microprocessors continues to grow. This increase in performance is due in part to the use of speculative, out-of-order execution, coupled with highly accurate branch prediction. However, even with branch prediction accuracies over 90%, many instructions are executed unnecessarily from the wrong path. This wrong-path execution results in cache pollution and un...
متن کاملMultiprocessor Cache Coherence Based on Virtual Memory Support Proposed Running Head: Virtual Memory Based Cache Coherence
Virtual memory based cache coherence is a mechanism that relies only on hardware that already exists on the microprocessors of a shared memory multiprocessor system, yet dynamically detects and resolves potential cache inconsistencies using virtual-memory techniques. The key feature of the approach is that the virtual memory translation hardware on each processor is used to detect shared access...
متن کاملOptimizing Path ORAM for Cloud Storage Applications
We live in a world where our personal data are both valuable and vulnerable to misappropriation through exploitation of security vulnerabilities in online services. For instance, Dropbox, a popular cloud storage tool, has certain security flaws that can be exploited to compromise a users data, one of which being that a user’s access pattern is unprotected. We have thus created an implementation...
متن کاملCache-and Tlb-aware Virtual Memory
The goal of my research is to improve the performance of off-the-shelf applications by better matching program resource requirements to the underlying hardware. This is challenging because architecture implementations are growing increasingly diverse and complex, while applications remain shielded from the details of the machines on which they execute. My approach to this problem is to bridge t...
متن کاملData Cache Performance When Vector-Like Accesses Bypass the Cache
A Stream Memory Controller, when added to a conventional memory hierarchy, routes vector-like accesses around the data cache. A memory system was simulated under these conditions and the data cache performance increased dramatically. The gain in performance was a result of the increased temporal locality of the access pattern. The access pattern also showed a decrease in spatial locality, makin...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Networking and Computing
سال: 2017
ISSN: 2185-2839,2185-2847
DOI: 10.15803/ijnc.7.2_106